


Memory Control Card

1. Write, CRefresh', MRef, LdMDR, Cycle Rcv., MDCIk, ←MD'
2. Refresh Counter & Cas Registers
3. Address Selection Logic, RASDiY, & LRASDiY
4. Memory Bank Selection
5. Drivers for Address, CAS', & Write'
6. Low Bank A
7. Low Bank B
8. Low Bank C
9. Low Bank D
10. Mem. Data Register, Mem. Control Reg., Check bit Gen.
11. Memory Chip data paths
12. Memory Data Buffers
13. Syndrome Generator
14. Error Correction Data paths
15. Error Log Register
16. Resistors and R-Dips
17. Caps Diodes and Fuses
18. Test Points
19. Material List
20. Board Layout







061	YH.2
161	YH.3
062	YH.4
162	YH.5


CAS Register
























163	YH.7	3	D0	Q0	2	LatchYH.7
063	YH.6	4	D1	Q1	5	LatchYH.6
	Y.00	7	D2	Q2	6	LatchY.00
	Y.01	8	D3	Q3	9	LatchY.01
	Y.02	13	D4	Q4	12	LatchY.02
	Y.03	14	D5	Q5	15	LatchY.03
	Y.05	17	D6	Q6	16	LatchY.05
	Y.06	18	D7	Q7	19	LatchY.06























CasLatch
















Mem & ECC




Check bit outputs go directly to memory chips.




InhibitCorrect

Normally, only correction enable is turned on. Other bits in Mem & ECC register are set to invert check bits for diagnostic purposes.
Data bits come from memory data register (MDR)


SDI.00z	2	# %f12b14 MemData.00	2	# %i14b14 MemData.00	2	# %c12b14 MemData.00	2	# %b14b14 MemData.00
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.01z	2	# %f11b14 MemData.01	2	# %i13b14 MemData.01	2	# %d11b14 MemData.01	2	# %b13b14 MemData.01
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.02z	2	# %f10b14 MemData.02	2	# %h12b14 MemData.02	2	# %d10b14 MemData.02	2	# %a12b14 MemData.02
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.03z	2	# %f9b14 MemData.03	2	# %i11b14 MemData.03	2	# %d9b14 MemData.03	2	# %a11b14 MemData.03
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.04z	2	# %f8b14 MemData.04	2	# %i9b14 MemData.04	2	# %c8b14 MemData.04	2	# %a9b14 MemData.04
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.05z	2	# %f7b14 MemData.05	2	# %h8b14 MemData.05	2	# %d7b14 MemData.05	2	# %a8b14 MemData.05
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.06z	2	# %f6b14 MemData.06	2	# %i7b14 MemData.06	2	# %d6b14 MemData.06	2	# %a7b14 MemData.06
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.07z	2	# %f5b14 MemData.07	2	# %i6b14 MemData.07	2	# %d5b14 MemData.07	2	# %a6b14 MemData.07
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.08z	2	# %f4b14 MemData.08	2	# %i4b14 MemData.08	2	# %d4b14 MemData.08	2	# %a4b14 MemData.08
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.09z	2	# %f3b14 MemData.09	2	# %i3b14 MemData.09	2	# %d3b14 MemData.09	2	# %a3b14 MemData.09
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.10z	2	# %f2b14 MemData.10	2	# %i2b14 MemData.10	2	# %d2b14 MemData.10	2	# %a2b14 MemData.10
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.11z	2	# %f1b14 MemData.11	2	# %i1b14 MemData.11	2	# %d1b14 MemData.11	2	# %a1b14 MemData.11
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.12z	2	# %g1b14 MemData.12	2	# %h1b14 MemData.12	2	# %c1b14 MemData.12	2	# %b1b14 MemData.12
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.13z	2	# %g2b14 MemData.13	2	# %h2b14 MemData.13	2	# %c2b14 MemData.13	2	# %b2b14 MemData.13
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.14z	2	# %g3b14 MemData.14	2	# %h3b14 MemData.14	2	# %c3b14 MemData.14	2	# %b3b14 MemData.14
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.15z	2	# %g4b14 MemData.15	2	# %h4b14 MemData.15	2	# %c4b14 MemData.15	2	# %b4b14 MemData.15
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.16z	2	# %g5b14 MemData.16	2	# %h5b14 MemData.16	2	# %c5b14 MemData.16	2	# %b5b14 MemData.16
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.17z	2	# %g6b14 MemData.17	2	# %h6b14 MemData.17	2	# %c6b14 MemData.17	2	# %b6b14 MemData.17
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.18z	2	# %g7b14 MemData.18	2	# %h7b14 MemData.18	2	# %c7b14 MemData.18	2	# %b7b14 MemData.18
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.19z	2	# %g9b14 MemData.19	2	# %g8b14 MemData.19	2	# %b8b14 MemData.19	2	# %b9b14 MemData.19
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.20z	2	# %g10b14 MemData.20	2	# %h9b14 MemData.20	2	# %c9b14 MemData.20	2	# %b10b14 MemData.20
		MK 16-2		MK 16-2		MK 16-2		MK 16-2
SDI.21z	2	# %g11b14 MemData.21	2	# %h10b14 MemData.21	2	# %c10b14 MemData.21	2	# %b11b14 MemData.21
		MK 16-2		MK 16-2		MK 16-2		MK 16-2




Display Data Buffers



Main Data Buffers




A syndrome bit is equal to "1" if there is a single error and one of the bits it covers is in error.
Syndrome bits A-E point to the bad bit.










Syndrome Bits point to the bad bit. SyndA is most significant bit & SyndE is LSB.
Syndrome bit is a '1' if one of the bits it covers is in error.

Errors Register

Bit is 1 if there was an error.







CASA' 1 ti #TP001
 WriteA' 1 ti #TP002
 AAddr.00' 1 ti #TP003
 RASA' 1 ti #TP004
 AAddr.03' 1 ti #TP005
 AAddr.06' 1 ti #TP006
 AAddr.02' 1 ti #TP007
 AAddr.04' 1 ti #TP008
 AAddr.01' 1 ti #TP009
 AAddr.05' 1 ti #TP010

CASB' 1 ti #TP011
 WriteB' 1 ti #TP012
 BAddr.00' 1 ti #TP013
 RASB' 1 ti #TP014
 BAddr.03' 1 ti #TP015
 BAddr.06' 1 ti #TP016
 BAddr.02' 1 ti #TP017
 BAddr.04' 1 ti #TP018
 BAddr.01' 1 ti #TP019
 BAddr.05' 1 ti #TP020

CASC' 1 ti #TP021
 WriteC' 1 ti #TP022
 CAddr.00' 1 ti #TP023
 RASC' 1 ti #TP024
 CAddr.03' 1 ti #TP025
 CAddr.06' 1 ti #TP026
 CAddr.02' 1 ti #TP027
 CAddr.04' 1 ti #TP028
 CAddr.01' 1 ti #TP029
 CAddr.05' 1 ti #TP030

CASD' 1 ti #TP031
 WriteD' 1 ti #TP032
 DAddr.00' 1 ti #TP033
 RASD' 1 ti #TP034
 DAddr.03' 1 ti #TP035
 DAddr.06' 1 ti #TP036
 DAddr.02' 1 ti #TP037
 DAddr.04' 1 ti #TP038
 DAddr.01' 1 ti #TP039
 DAddr.05' 1 ti #TP040

SDI.00z 1 ti #TP041
 SDI.01z 1 ti #TP042
 SDI.02z 1 ti #TP043
 SDI.03z 1 ti #TP044
 SDI.04z 1 ti #TP045
 SDI.05z 1 ti #TP046
 SDI.06z 1 ti #TP047
 SDI.07z 1 ti #TP048
 SDI.08z 1 ti #TP049
 SDI.09z 1 ti #TP050
 SDI.10z 1 ti #TP051
 SDI.11z 1 ti #TP052
 SDI.12z 1 ti #TP053
 SDI.13z 1 ti #TP054
 SDI.14z 1 ti #TP055
 SDI.15z 1 ti #TP056
 SDI.16z 1 ti #TP057
 SDI.17z 1 ti #TP058
 SDI.18z 1 ti #TP059
 SDI.19z 1 ti #TP060
 SDI.20z 1 ti #TP061
 SDI.21z 1 ti #TP062

MCycle 1 ti #TP085

LatchY.02 1 ti #TP086
 LatchY.03 1 ti #TP087
 LatchY.05 1 ti #TP088
 LatchY.06 1 ti #TP089
 LatchY.07 1 ti #TP090
 LatchY.08 1 ti #TP091
 LatchY.09 1 ti #TP092
 LatchY.10 1 ti #TP093
 LatchY.11 1 ti #TP094
 LatchY.13 1 ti #TP095
 LatchY.14 1 ti #TP096
 LatchY.15 1 ti #TP097

MemData.00 1 ti #TP063
 MemData.01 1 ti #TP064
 MemData.02 1 ti #TP065
 MemData.03 1 ti #TP066
 MemData.04 1 ti #TP067
 MemData.05 1 ti #TP068
 MemData.06 1 ti #TP069
 MemData.07 1 ti #TP070
 MemData.08 1 ti #TP071
 MemData.09 1 ti #TP072
 MemData.10 1 ti #TP073
 MemData.11 1 ti #TP074
 MemData.12 1 ti #TP075
 MemData.13 1 ti #TP076
 MemData.14 1 ti #TP077
 MemData.15 1 ti #TP078
 MemData.16 1 ti #TP079
 MemData.17 1 ti #TP080
 MemData.18 1 ti #TP081
 MemData.19 1 ti #TP082
 MemData.20 1 ti #TP083
 MemData.21 1 ti #TP084

RFCL 1 ti #TP098

PullupB 1 ti #TP099

ITEM	DESCRIPTION				DWG #	QTY	REMARKS
1	INTEGRATED CIRCUIT	SN74S00			733w00318	3	
2	INTEGRATED CIRCUIT	SN74S02			733w01643	3	
3	INTEGRATED CIRCUIT	SN74S04			733w00319	1	
4	INTEGRATED CIRCUIT	SN74S10			733w01606	3	
5	INTEGRATED CIRCUIT	SN74S20			733w01619	1	
6	INTEGRATED CIRCUIT	SN74S30			733w01645	1	
7	INTEGRATED CIRCUIT	SN74S37			733w02136	1	
8	INTEGRATED CIRCUIT	SN74S74			733w01771	2	
9	INTEGRATED CIRCUIT	SN74S86			733w01648	4	
10	INTEGRATED CIRCUIT	SN74S138			733w01616	6	
11	INTEGRATED CIRCUIT	SN74S139			733w01669	1	
12	INTEGRATED CIRCUIT	SN74S240			733w01633	9	
13	INTEGRATED CIRCUIT	SN74S241			733w01634	5	
14	INTEGRATED CIRCUIT	SN74S253			733w01636	8	
15	INTEGRATED CIRCUIT	SN74279			733w00341	2	
16	INTEGRATED CIRCUIT	SN74S280			733w01638	13	
17	INTEGRATED CIRCUIT	SN74S373			733w01699	4	
18	INTEGRATED CIRCUIT	SN74S374			733w01640	2	
19	INTEGRATED CIRCUIT	SN74LS393			733w01663	1	
20	MEMORY CHIP 16K	MK4116-2			733w01512	88	
21	CAPACITOR	0.1uf 50v			102P20600	115	
22	CAPACITOR	20uf 15v			702W07301	5	C5 --> C9 (alt. 25uf 12v 702W05601)
23	CAPACITOR	10uf 25v			702W08901	4	C1 --> C4
24	DELAY LINE	25 ns	Eng Components Co.		744W00001	2	X1 + X2 TTLDM025
25	DIODE	1N5820			107P10105	2	CR1 + CR2
26	FUSE	0.25 A			708W10302	1	F3
27	FUSE	3.0 A			708W11002	1	F1
28	FUSE	10.0 A			708W11402	1	F2
29	R-DIP	1.0 k ohm			703W13291	2	Z1 + Z2
30	RESISTOR	18 ohm	1/4 watt	5 %	703W28088	12	R24,R25,R27,R34,R35,R37,R44,R45, R47,R54,R55 + R57
31	RESISTOR	20 ohm	1/4 watt	5 %	703W28188	28	R26,R28 --> R33,R36,R38 --> R43, R46,R48 --> R53,R56,R58 --> R63
32	RESISTOR	27 ohm	1/4 watt	5 %	703W28488	22	R1 --> R22
33	RESISTOR	1.0 k ohm	1/4 watt	5 %	703W32288	3	R23,R64 + R65
34	PWB				140P11229	1	
35	BOARD EXTRACTOR				003P80513	2	
36	STIFFENER	(front)			596P54167	1	
37	STIFFENER	(back)			030P83244	1	
38	RIVETS				320W13201	7	

Error Correction Logic

Code Table

The codes have been optimized for use with 9 input parity chips (S280). Each row represents the inputs to a single chip. 8 inputs are used when writing and 9 are used when reading.

(Check bit F is parity over entire word. X's are omitted from the group of bits whose overall parity remains fixed.)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	a	b	c	d	e	f
a	x	x	x	x							x	x	x	x			x					
b	x				x	x		x	x	x				x		x		x				
c		x			x		x		x	x		x	x		x				x			
d			x			x	x	x		x	x		x		x					x		
e				x			x	x	x		x	x		x		x					x	
f	x	x	x	x	x	x									x	x						x

Data Bits Check Bits


Writing

Check bits written into memory are parity calculated over the data bits in the corresponding row.

Check bits a-d are odd parity and bits e-f are even parity.

Bit f is really parity over the whole word,

but the number of bits directly used to generate bit F is only 8 since the other data bits are cancelled out by other check bits.




Parity checker chips
Delay = $1.15 (21) = 24 \text{ nS}$

Reading

All bits from rows A-E are used for the corresponding syndrome bit.

(Stored parity: A-D = odd, E, F = even)

All 22 bits of the stored memory word are included in generation of syndrome bit F.



Numbers inside boxes are the number of chips used for the function.

Numbers below boxes are maximum delays from TI TTL Data book.
15% is added below to allow for board propagation time

Total Delay for Data = $1.15 (57.5) = 66 \text{ nS}$ or 61 nS without buffer

Error Check Possibilities

Error Check Possibilities		
Syndrome		Meaning
OR A-F	Synd F	
0	0	No error or >2 errors
0	1	Not Possible
1	0	Dbl error detected
1	1	Single error corrected

Map References

The memory system supports a 22 bit virtual address space divided into pages of 256 words each. Thus, 14 bits specify the page number and 8 bits specify the location within the page.

The physical memory system will support up to 256K of real memory, i.e. an 18 bit address space. Thus there is a 10 bit physical page number and 8 bits as above for specifying the location within the page.

Since the virtual space is larger than the physical space, a mapping is performed between the 14 bit virtual page number and the 10 bit physical page number. The 14 bit virtual page number is used to access one of 16K locations which comprise the map in main memory. The accessed memory location (map entry) contains the 10 bit physical page number and status bits for the page (write protect, referenced, dirty).

Map References to the memory system are done by specifying MapRef in the microcode and sending the 22 bit virtual memory address to the memory via the Y (16 bits) and YH (6 bits) busses.

This causes an access into the map, a 16K word segment of main memory located between 65K and 80K. Specifying MapRef forces access to the 65K-80K bank while the high 14 bits of the 22 bit virtual address are used to access a word within that 16K bank.

